life.augmented

STF10LN80K5

N-channel 800 V, 0.55 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	der code V _{DS} R _{DS(on)}		ID
STF10LN80K5	800 V	0.63 Ω	8 A

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF10LN80K5	10LN80K5	TO-220FP	Tube

DocID027751 Rev 3

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP package information	11
5	Revisio	on history	13



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 30	V
I _D ⁽¹⁾	Drain current (continuous) at $T_c = 25 \text{ °C}$	8	А
I _D ⁽¹⁾	Drain current (continuous) at $T_c = 100 \text{ °C}$	5	А
I _D ⁽²⁾	Drain current pulsed	32	А
P _{TOT}	Total dissipation at $T_C = 25 \text{ °C}$	25	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1s; $T_c=25^{\circ}C$)	2500	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	
Tj	Operating junction temperature	- 55 to 150	
T _{stg}	Storage temperature	- 55 10 150	°C

Notes:

⁽¹⁾Limited by maximum junction temperature.

 $^{\rm (2)}{\rm Pulse}$ width limited by safe operating area

 $^{(3)}I_{SD}{\leq}$ 8 A, di/dt{\leq}100 A/µs; V_{DS} peak ${\leq}$ V(BR)DSS

 $^{(4)}V_{DS} \le 640 \text{ V}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax})$	2.7	А
E _{AS}	Single pulse avalanche energy (starting T_j = 25 °C, I_D = $I_{AR},$ V_{DD} = 50 V)	240	mJ



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$				μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 \text{ °C}$			50	μA
I _{GSS}	Gate body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		0.55	0.63	Ω

1

Table 6: Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	427	-	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, \text{ f} = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	43	-	pF
C _{rss}	Reverse transfer capacitance	163 - 0 1	-	0.25	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	-	72	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$		27	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 8 \text{ A}$	-	15	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	4.2	-	nC
Q _{gd}	Gate-drain charge	See Figure 16: "Test circuit for gate charge behavior"	-	9	-	nC

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)}\mathsf{E}\mathsf{nergy}$ related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% $\mathsf{V}_{\mathsf{DSS}}$

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{\text{DD}}\text{=}$ 400 V, I_{D} = 4 A, R_{G} = 4.7 Ω	-	11.8	-	ns
tr	Rise time	$V_{GS} = 10 \text{ V}$ See Figure 15: "Test	-	10	-	ns
t _{d(off)}	Turn-off delay time	circuit for resistive load switching times" and Figure 20: "Switching	-	28	-	ns
t _f	Fall time	time waveform"	-	13	-	ns

Table 7: Switching times



Electrical characteristics

	Table 8: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
I _{SD}	Source-drain current		-		8	А		
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		32	А		
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V		
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	350		ns		
Qrr	Reverse recovery charge	V _{DD} = 60 V, see <i>Figure</i> 17:	-	3.9		μC		
I _{RRM}	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	-	22.5		А		
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	505		ns		
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C	-	5		μC		
I _{RRM}	Reverse recovery current	see Figure 17: "Test circuit for inductive load switching and diode recovery times"	-	20		А		

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area


 $^{(2)}$ Pulsed: pulse duration = 300 $\mu s,$ duty cycle 1.5%


Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V (BR)GSO	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} = 0A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.














STF10LN80K5

Electrical characteristics










Electrical characteristics

STF10LN80K5








8/14



3 Test circuits










4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



57

4.1 TO-220FP package information



Package information

Table 10: TO-220FP package mechanical data

STF10LN80K5

mm					
Dim.					
	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		



5 Revision history

Table 11: Document revision history

Date	Revision	Changes
26-May-2015	1	First release.
21-Oct-2015	2	Modified: R _{DS(on)} value in cover page. Modified: Table 2: "Absolute maximum ratings", Table 4: "Avalanche characteristics", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times", Table 8: "Source-drain diode". Added: Section 3.1: "Electrical characteristics (curves)". Minor text changes.
01-Dec-2015	3	Modified: Table 2: "Absolute maximum ratings", and Table 3: "Thermal data".



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

