

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



N-Channel Dual CoolTM 88 PowerTrench[®] MOSFET 150 V, 99 A, 6.5 m Ω

Features

- Max $r_{DS(on)} = 6.5 \text{ m}\Omega \text{ at } V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$
- Max $r_{DS(on)} = 8.4 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 13 \text{ A}$
- Advanced Package and Silicon combination for low r_{DS(on)} and high efficiency
- Next generation enhanced body diode technology, engineered for soft recovery
- Low profile 8x8mm MLP package
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant




General Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench[®] process. Advancements in both silicon and Dual CoolTM package technologies have been combined to offer the lowest $r_{DS(on)}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

Applications

- OringFET / Load Switching
- Synchronous Rectification
- DC-DC Conversion



MOSFET Maximum Ratings $T_A = 25$ °C unless otherwise noted

Symbol	Parame	eter		Ratings	Units	
V _{DS}	Drain to Source Voltage			150	V	
V _{GS}	Gate to Source Voltage			±20	V	
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	99		
	-Continuous	T _C = 100 °C	(Note 5)	62	^	
D	-Continuous	T _A = 25 °C	(Note 1a)	15	Α	
	-Pulsed		(Note 4)	561		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	1093	mJ	
D	Power Dissipation	T _C = 25 °C		156	14/	
PD	Power Dissipation	T _A = 25 °C	(Note 1a)	3.2	W	
T _J , T _{STG}	Operating and Storage Junction Tempera	ture Range		-55 to +150	°C	

Thermal Characteristics

R_{\thetaJC}	Thermal Resistance, Junction to Case	(Top Source)	1.6	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	0.8	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	15	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	21	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	9	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
800150DC	FDMT800150DC	Dual Cool TM 88		13.3 mm	3000 units

July 2015


Symbol	Parameter	Test Cond	ditions	Min	Тур	Max	Units
Off Chara	cteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} =	0 V	150			V
$\Delta BV_{DSS} \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C			110		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 120 V, V _{GS} =	: 0 V			1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
On Chara	cteristics						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250$) μΑ	2.0	3.0	4.0	V
$\Delta V_{GS(th)}$ ΔT_{J}	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}, \text{ referenced to } 25 \ ^{\circ}\text{C}$			-12		mV/°C
		V _{GS} = 10 V, I _D = 15 A			5.4	6.5	mΩ
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 6 \text{ V}, \text{ I}_{D} = 13 \text{ A}$			6.6	8.4	
		V _{GS} = 10 V, I _D = 15 A, T _J = 125 °C			11	13	
9 FS	Forward Transconductance	V _{DS} = 5 V, I _D = 15 A			48		S
	Input Capacitance				5860	8205	pF
C _{iss}	Input Capacitance	− V _{DS} = 75 V, V _{GS} = 0 V, f = 1 MHz			5860	8205	pF
C _{oss}	Output Capacitance				520	730	рF
C _{rss}	Reverse Transfer Capacitance			0.4	17	30	pF
R _g	Gate Resistance			0.1	1.4	3.5	Ω
Switching	g Characteristics						T
t _{d(on)}	Turn-On Delay Time				31	50	ns
t _r	Rise Time	V_{DD} = 75 V, I _D = 15 A, V _{GS} = 10 V, R _{GEN} = 6 Ω			16	29	ns
t _{d(off)}	Turn-Off Delay Time				41	66	ns
t _f	Fall Time				9.3	19	ns
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 V$ to 10 V			77	108	nC
0	Total Gate Charge	$V_{GS} = 0 V \text{ to } 6 V$	V _{DD} = 75 V,		49	69	nC
Q _{g(TOT)}		I _D = 15 A			25		nC
5(- /	Gate to Source Charge						nC
Q _{gs} Q _{gd}	Gate to Drain "Miller" Charge				14		110
Q _{gs} Q _{gd}	<u> </u>	_			14		110
Q _{gs} Q _{gd} Drain-So	Gate to Drain "Miller" Charge	$V_{GS} = 0 V. I_S = 2.9 A$	A (Note 2)		0.7	1.1	
Q _{gs} Q _{gd} Drain-So	Gate to Drain "Miller" Charge	$V_{GS} = 0 V, I_S = 2.9 A$ $V_{CS} = 0 V, I_S = 15 A$				1.1	- V
Q _{gs} Q _{gd}	Gate to Drain "Miller" Charge	$V_{GS} = 0 V, I_S = 2.9 A$ $V_{GS} = 0 V, I_S = 15 A$ $I_F = 15 A, di/dt = 10$	(Note 2)		0.7		

2

Therma	al Characteristics			
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	1.6	
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	0.8	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1c)	26	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1e)	14	°C A.V.
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1f)	16	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1h)	60	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1i)	15	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1j)	21	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1k)	9	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1I)	11	

NOTES:

1. R_{0JA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{0CA} is determined by the user's board design.



c. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in² pad of 2 oz copper

d. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

- e. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- f. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper

a. 38 °C/W when mounted on

a 1 in² pad of 2 oz copper

- g. 200FPM Airflow, No Heat Sink,1 in² pad of 2 oz copper
- h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper

i. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in² pad of 2 oz copper

- j. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- I. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%.

3. E_{AS} of 1093 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 27 A, V_{DD} = 150 V, V_{GS} = 10 V. 100% test at L = 0.1mH, I_{AS} = 86 A.

4. Pulsed Id please refer to Fig 11 SOA graph for more details.


5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.


b. 81 °C/W when mounted on

GSSPD


a minimum pad of 2 oz copper








FDMT800150DC N-Channel Dual CoolTM 88 Power Trench[®] MOSFET



FDMT800150DC N-Channel Dual CoolTM 88 Power Trench[®] MOSFET



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC