F1975
Datasheet

## General Description

This document describes the specification for the IDT F1975 Digital Step Attenuator. The F1975 is part of a family of Glitch-Free ${ }^{T M}$ DSAs optimized for the demanding requirements of CATV and Satellite systems. This device is offered in a compact $4 \mathrm{~mm} \times 4 \mathrm{~mm} 20$ pin Thin QFN package with $75 \Omega$ impedance for ease of integration.

## Competitive AdVantage

Digital step attenuators are used in Receivers and Transmitters to provide gain control. The F1975 is a 6-bit step attenuator optimized for these demanding applications. The silicon design has very low insertion loss and low distortion (+64 dBm IIP3). The device has pinpoint attenuation accuracy. Most importantly, the F1975 includes IDT's Glitch-Free ${ }^{T M}$ technology which results in low overshoot \& ringing during MSB transitions.
$\checkmark$ Glitch-Free ${ }^{T M}$ Technology protects PA or ADC from damage during transitions between attenuation states.
$\checkmark$ Extremely accurate attenuation levels
$\checkmark$ Ultra low distortion
$\checkmark$ Lowest insertion loss for best SNR

## Applications

- CATV Infrastructure
- CATV Set-Top Boxes
- CATV Satellite Modems
- Data Network Equipment
- Fiber Networks


## ORDERING INFORMATION

## Features

- Serial \& 6-Bit Parallel Interface
- 31.5 dB Control Range
- 0.5 dB step
- Glitch-Free ${ }^{T M}$, low transient overshoot
- 3.0 V to 5.25 V supply
- 1.8 V or 3.3 V control logic
- Attenuator Step Error: 0.1 dB @ 1 GHz
- Low Insertion Loss: 1.2 dB @ 1 GHz
- Ultra linear IIP3: +64 dBm
- IIP2: +125 dBm typical
- Stable Integral Non-Linearity over temperature
- Low Current Consumption: $550 \mu \mathrm{~A}$ typical
- Bi-Directional
- $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Operating Temperature
- $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Thin QFN 20 pin package


## Functional Block Diagram



## Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | +5.5 | V |
| DATA, LE, CLK, D[5:0] | $\mathrm{V}_{\text {Logic }}$ | -0.3 | Min $\left(\mathrm{V}_{\mathrm{DD}}+0.3,3.6\right)$ | V |
| RF1, RF2 | $\mathrm{V}_{\mathrm{RF}}$ | -0.3 | +0.3 | V |
| Maximum Input Power applied <br> to RF1 or RF2 (>100 MHz) | $\mathrm{P}_{\mathrm{RF}}$ |  | +34 | dBm |
| Maximum Junction Temperature | $\mathrm{T}_{\text {Jmax }}$ |  | +140 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{st}}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 s) |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge - HBM <br> (JEDEC/ESDA JS-001-2012) | $\mathrm{V}_{\text {ESDHBM }}$ |  | 2000 <br> (Class 2) | Volts |
| ESD Voltage - CDM <br> (Per JESD22-C101F) | $\mathrm{V}_{\text {ESDCDM }}$ |  | 250 <br> (Class C1) | Volts |

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

This product features proprietary protection circuitry. However, it may be damaged if subjected to high energy ESD. Please use proper ESD precautions when handling to avoid damage or loss of performance.

## Package Thermal and Moisture Characteristics

$\theta_{\mathrm{JA}}$ (Junction - Ambient)
$\theta_{\mathrm{Jc}}$ (Junction - Case) [The Case is defined as the exposed paddle] Moisture Sensitivity Rating (Per J-STD-020)
$50^{\circ} \mathrm{C} / \mathrm{W}$
$3^{\circ} \mathrm{C} / \mathrm{W}$
MSL1

## F1975 Recommended Operating Conditions

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage(s) | $\mathrm{V}_{\text {DD }}$ |  | 3.00 |  | 5.25 | V |
| Frequency Range | $\mathrm{F}_{\mathrm{RF}}$ |  | 5 |  | 3000 | MHz |
| Operating Temperature Range | $\mathrm{T}_{\text {CASE }}$ | Exposed Paddle | -40 |  | 105 | ${ }^{\circ} \mathrm{C}$ |
| RF CW Input Power | PCW | RF1 or RF2 |  |  | See <br> Figure 1 | $\mathrm{dBm}^{\text {dBm }}$ |
| RF1 Impedance | $\mathrm{Z}_{\text {RF1 }}$ | Single Ended |  | 75 |  | $\Omega$ |
| RF2 Impedance | $\mathrm{Z}_{\text {RF2 }}$ | Single Ended |  | 75 |  | $\Omega$ |



Figure 1 Maximum Continuous Operating RF input power versus Input Frequency

## F1975 SPECIFICATION

Specifications apply at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{RF}}=1000 \mathrm{MHz}, \mathrm{P}_{\text {in }}=0 \mathrm{dBm}$, Serial Mode, $Z_{\text {RF1 }}=Z_{\text {RF2 }}=75 \Omega$, unless otherwise noted. EvKit losses are de-embedded.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input High | $\mathrm{V}_{\mathrm{IH}}$ | All Control Pins |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}>3.6 \mathrm{~V}$ | 1.17 |  | 3.6 | V |
|  |  | $3.0 \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 1.17 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Logic Input Low | $\mathrm{V}_{\text {IL }}$ | All Control Pins |  |  | 0.63 | V |
| Logic Current | $\mathrm{I}_{\text {IH, }} \mathrm{I}_{\text {IL }}$ | All Control Pins | -35 |  | +35 | $\mu \mathrm{A}$ |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 550 | $830^{1}$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 620 | 900 |  |
| RF1 Return Loss | $\mathrm{S}_{11}$ |  |  | 18 |  | dB |
| RF2 Return Loss | $\mathrm{S}_{22}$ |  |  | 18 |  | dB |
| Attenuation Step | LSB | Least Significant Bit |  | 0.5 |  | dB |
| Insertion Loss (Minimum Attenuation) | $A_{\text {min }}$ | D[5:0]=[000000] (IL State) |  | 1.2 | 2.0 | dB |
| Attenuation Range | $A_{\text {RANGE }}$ | $\mathrm{D}[5: 0]=[111111]=31.5 \mathrm{~dB}$ | $30.5^{2}$ | 31.1 | 31.7 | dB |
| Step Error | DNL |  |  | 0.1 |  | dB |
| Absolute Error | INL | $\mathrm{D}[5: 0]=[100111]=19.5 \mathrm{~dB}$ | -0.7 |  | +0.5 | dB |
| Insertion Phase Delta | $\Phi_{\Delta}$ | At $0.5 \mathrm{GHz}\left(\mathrm{A}_{\text {max }}\right.$ to $\mathrm{A}_{\text {min }}$ ) |  | 10 |  | degrees |
|  |  | At $1.0 \mathrm{GHz}\left(\mathrm{A}_{\text {max }}\right.$ to $\mathrm{A}_{\text {min }}$ ) |  | 20 |  |  |
| Input IP3 | IIP3 | $\mathrm{P}_{\mathrm{IN}}=+10 \mathrm{dBm} /$ tone, $F 1=900 \mathrm{MHz}, \mathrm{~F} 2=950 \mathrm{MHz}$ |  |  |  | dBm |
|  |  | Attn $=0.0 \mathrm{~dB}, \mathrm{RF}_{\text {IN }}=\mathrm{RF} 1$ | 60 | 64 |  |  |
|  |  | Attn $=15.5 \mathrm{~dB}, \mathrm{RF}_{\text {IN }}=\mathrm{RF} 1$ | 59 | 62 |  |  |
| Input IP2 | IIP2 | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{IN}}=+12 \mathrm{dBm} / \text { tone, } \\ & \mathrm{F} 1=945 \mathrm{MHz}, \mathrm{~F} 2=949 \mathrm{MHz} \\ & \mathrm{~F} 1+\mathrm{F} 2=1894 \mathrm{MHz} \\ & \mathrm{RF}_{\mathrm{IN}}=\mathrm{RF} 1 \\ & \hline \end{aligned}$ |  | 125 |  | dBm |
| Second Harmonic | H2 | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{IN}}=+15 \mathrm{dBm}, \\ & \mathrm{RF}_{\text {IN }}=945 \mathrm{MHz} \\ & \mathrm{RF}_{\text {out }}=1890 \mathrm{MHz} \\ & \mathrm{RF}_{\mathrm{IN}} \text { Port }=\mathrm{RF} 1 \\ & \hline \end{aligned}$ |  | 108 |  | dBc |
| 0.1 dB Compression ${ }^{3}$ | $\mathrm{P}_{0.1}$ | $\begin{aligned} & \mathrm{D}[5: 0]=[000000]=\mathrm{A}_{\mathrm{min}} \\ & \mathrm{RF}_{\mathrm{IN}}=\mathrm{RF} 1 \end{aligned}$ |  | 30.5 |  | dBm |

Note 1: Items in min/max columns in bold italics are Guaranteed by Test.
Note 2: Items in $\mathrm{min} / \mathrm{max}$ columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3: The input 0.1 dB compression point is a linearity figure of merit. Refer to Absolute Maximum Ratings section for the maximum RF input power. Measured in a 50 ohm system.
Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .
Note 5: $\quad$ Speeds are measured after SPI programming is completed (data latched with LE $=$ HIGH).

## F1975 SPECIFICATION (CONTINUED)

Specifications apply at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{RF}}=1000 \mathrm{MHz}, \mathrm{P}_{\text {in }}=0 \mathrm{dBm}$, Serial Mode, $Z_{\text {RF1 }}=Z_{\text {RF2 }}=75 \Omega$, unless otherwise noted. EvKit losses are de-embedded.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB Step Time | $\mathrm{T}_{\text {LSB }}$ | Start at LE rising edge End $\pm 0.10 \mathrm{~dB}$ Pout settling for 15.5 dB to 16.0 dB transition |  | 500 |  | ns |
| Maximum spurious level on any RF port ${ }^{4}$ | Spur $_{\text {max }}$ |  |  | -130 |  | dBm |
| Maximum Switching Rate | SW $\mathrm{R}_{\text {RAtE }}$ |  |  | 25 |  | kHz |
| DSA Settling time ${ }^{5}$ | $\tau_{\text {Set }}$ | Max to Min Attenuation to settle to within 0.5 dB of final value |  | 0.9 |  | $\mu \mathrm{S}$ |
|  |  | Min to Max Attenuation to settle to within 0.5 dB of final value |  | 1.8 |  |  |
| Control Interface | SPI ${ }_{\text {BIT }}$ |  |  | 6 |  | bit |
| Serial Clock Speed | SPI ${ }_{\text {CLK }}$ |  |  | 10 | 25 | MHz |

Note 1: $\quad$ Items in min/max columns in bold italics are Guaranteed by Test.
Note 2: Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3: The input 0.1 dB compression point is a linearity figure of merit. Refer to Absolute Maximum Ratings section for the maximum RF input power.
Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .
Note 5: $\quad$ Speeds are measured after SPI programming is completed (data latched with LE $=$ HIGH).

## Programming Options

F1975 can be programmed using either the parallel or serial interface which is selectable via $\mathrm{V}_{\text {MODE }}$ (pin 13). Serial Mode is selected by floating $\mathrm{V}_{\text {MODE }}$ or pulling it to a logic high and parallel mode is selected by setting $V_{\text {MODE }}$ to a logic low.

## Serial Control Mode

F1975 Serial Mode is selected by floating $\mathrm{V}_{\text {MODE }}$ (pin 13) or pulling it to a logic high. The serial interface is a 6 bit shift register and shifts in the MSB (D5) first. When serial programming is used, all the parallel control input pins ( $1,15,16,17,19,20$ ) must be grounded.

Table 1-6 Bit SPI Word Sequence

| D5 | Attenuation 16 dB Control Bit |
| :---: | :---: |
| D4 | Attenuator 8 dB Control Bit |
| D3 | Attenuator 4 dB Control Bit |
| D2 | Attenuator 2 dB Control Bit |
| D1 | Attenuator 1 dB Control Bit |
| D0 | Attenuator 0.5 dB Control Bit |

Table 2 - Truth Table for Serial Control Word

| D5 <br> (MSB) | D4 | D3 | D2 | D1 | D0 <br> (LSB) | Attenuation <br> (dB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0.5 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 2 |
| 0 | 0 | 1 | 0 | 0 | 0 | 4 |
| 0 | 1 | 0 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 0 | 0 | 0 | 16 |
| 1 | 1 | 1 | 1 | 1 | 1 | 31.5 |

## Serial Mode Register Timing Diagram: (Note the Timing Spec Intervals in Blue)

The F1975 can be programmed via the serial port on the rising edge of Latch Enable (LE). Refer to Figure 2.


Figure 2 - Serial Register Timing Diagram

Note - When Latch enable is high, the shift register is disabled and DATA is NOT continuously clocked into the shift register which minimizes noise. It is recommended that Latch Enable be left high when the device is not being programmed.

Table 3 - Serial Mode Timing Table

| Interval <br> Symbol | Description | Min <br> Spec | Max <br> Spec | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{mc}}$ | Parallel to Serial Setup Time - From rising edge <br> of $\mathrm{V}_{\text {MoDE }}$ to rising edge of CLK for D5 | $\mathbf{1 0 0}$ |  | ns |
| $\mathrm{t}_{\mathrm{ds}}$ | Clock high pulse width | $\mathbf{1 0}$ |  | ns |
| $\mathrm{t}_{\mathrm{cls}}$ | LE Setup Time - From the rising edge of CLK <br> pulse for D0 to LE rising edge minus half the <br> clock period. | $\mathbf{1 0}$ | ns |  |
| $\mathrm{t}_{\text {lew }}$ | LE pulse width | $\mathbf{3 0}$ |  | ns |
| $\mathrm{t}_{\mathrm{dsc}}$ | Data Setup Time - From the starting edge of <br> Data bit to rising edge of CLK | $\mathbf{1 0}$ |  | ns |
| $\mathrm{T}_{\text {dht }}$ | Data Hold Time - From rising edge of CLK to <br> falling edge of the Data bit. | $\mathbf{1 0}$ | ns |  |

## Serial Mode Default Startup Condition:

When the device is first powered up it will default to the Maximum Attenuation of 31.5 dB independent of the $\mathrm{V}_{\text {MODE }}$ and parallel pin [D5:D0] conditions.

Table 4 - Default Control Word for the Serial Mode

| D5 <br> (MSB) | D4 | D3 | D2 | D1 | D0 <br> (LSB) | Attenuation <br> (dB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 31.5 |

## Parallel Control Mode

For the F1975 the user has the option of running in one of two parallel modes: Direct Parallel Mode or Latched Parallel Mode.

## Direct Parallel Mode:

Direct Parallel Mode is selected when $\mathrm{V}_{\text {MODE }}$ (pin 13) is set to a logic low and LE (pin 5) is set to a logic high. In this mode the device will immediately react to any voltage changes to the parallel control pins ( $1,15,16$, $17,19,20)$. Use direct parallel mode for the fastest settling time.

## Direct Parallel Default Startup Condition:

Attenuation value using Direct Parallel Mode is determined by logic condition of the parallel pins ( $1,15,16$, $17,19,20$ ) at the time of start up.

## Latched Parallel Mode:

Latched Parallel Mode is selected when $\mathrm{V}_{\text {MODE }}$ is set to a logic low and LE (pin 5) is toggled from a logic low to a logic high. To utilize Latched Parallel Mode:

- Set LE to a logic low.
- Set pins $(1,15,16,17,19,20)$ for desired attenuation setting. (While LE is set to a logic low, the attenuation state will not change.)
- Toggle LE to a logic high. The device will then transition to the attenuation settings reflected by pins D5 - D0.


## Latched Parallel Default Startup Condition:

Latched Parallel Mode establishes a default attenuation state when the device is first powered up. The default setting is MAXIMUM Attenuation.

Table 5 - Truth Table for the Parallel Pins

| D5 | D4 | D3 | D2 | D1 | D0 | Attenuation <br> $(\mathbf{d B})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0.5 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 2 |
| 0 | 0 | 1 | 0 | 0 | 0 | 4 |
| 0 | 1 | 0 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 0 | 0 | 0 | 16 |
| 1 | 1 | 1 | 1 | 1 | 1 | 31.5 |



Time

Figure 3 - Latched Parallel Mode Timing Diagram

Table 6 - Latched Parallel Mode Timing

| Interval <br> Symbol | Description | Min <br> Spec | Max <br> Spec | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {sps }}$ | Serial to Parallel Mode Setup Time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{pdh}}$ | Parallel Data Hold Time | 10 |  | ns |
| $\mathrm{t}_{\mathrm{pds}}$ | LE minimum pulse width | 10 |  | ns |
| $\mathrm{t}_{\mathrm{le}}$ | Parallel Data Setup Time | 10 |  | ns |

## TYpical Operating Conditions (TOC)

Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.

- $\mathrm{V}_{\mathrm{DD}}=+3.30 \mathrm{~V}$
- $\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}$
- $\mathrm{F}_{\mathrm{RF}}=1 \mathrm{GHz}$
- $P_{\text {IN }}=\mathbf{0 ~ d B m}$ for single tone measurements
- $P_{\text {IN }}=+\mathbf{1 0} \mathbf{d B m} /$ tone for multi-tone measurements
- Tone Spacing $=50 \mathrm{MHz}$
- EVKit connector and board losses are de-embedded
- Measured in a 75 ohm system unless otherwise specified


## Typical Operating Conditions (-1 -)

## Insertion Loss vs Frequency



## RF1 Return Loss vs Frequency (All States)



## RF2 Return Loss vs Frequency (All States)



Insertion Loss vs Attenuation State


## RF1 Return Loss vs Attenuation State



## RF2 Return Loss vs Attenuation State



## Typical Operating Conditions (- 2 -)

Relative Insertion Phase vs Frequency (All States)


## Worst Case Absolute Accuracy Error



## Worst Case Step Accuracy



Relative Insertion Phase vs Attenuation


Accuracy Error vs Attenuation


## Step Error vs Attenuation



## Typical Operating Conditions (- 3 -)

## Compression [Attenuation $\mathbf{=} \mathbf{0 . 0 ~ d B}$ ]



## Input IP3



## Package Drawing

## ( 4 mm x 4 mm 24-pin TQFN), NCG20



## Land Pattern Dimension



RECOMMENDED LAND PATTERN DIMENSION
NOTES:

1. ALL DIMENSION ARE $\operatorname{IN} \mathrm{mm}$. ANGLES $\operatorname{IN}$ DEGREES.
2. TOP DOWN VIEW. AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

## Pin Diagram

TOP View
(looking through the top of the package)


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | D5 | 16 dB Attenuation Control Bit. Activated by Logic High (see page 8) |
| 2 | RF1 | Device RF input or output (bi-directional). |
| 3 | DATA | Serial interface Data Input |
| 4 | CLK | Serial interface Clock Input |
| 5 | LE | Serial interface Latch Enable Input. Internal pullup (100 kohm) |
| 6 | VDD | Power supply pin |
| 7 | NC | No internal connection. These pins can be left unconnected, voltage applied, <br> or connected to ground (recommended) |
| 8 | NC | No internal connection. These pins can be left unconnected, voltage applied, <br> or connected to ground (recommended) |
| 9 | GC | No internal connection. These pins can be left unconnected, voltage applied, <br> or connected to ground (recommended) |
| 10 | GND | Connect to Ground. This pin is internally connected to the exposed paddle |
| 12 | VMOD Ground. This pin is internally connected to the exposed paddle |  |
| 13 | No internal connection. These pins can be left unconnected, voltage applied, <br> or connected to ground (recommended) |  |
| 14 | Pull high for serial control mode. Ground for parallel control mode. |  |
| 15 | D3 | 8 dB Attenuation Control Bit. Activated by Logic High (see page 8) |
| 16 | D2 | 2 dB Attenuation Control Bit. Activated by Logic High (see page 8) |
| 17 | NC | No internal connection. These pins can be left unconnected, voltage applied, <br> or connected to ground (recommended). |
| 18 | D1 | 1 dB Attenuation Control Bit. Activated by Logic High (see page 8) |
| 19 | D0 | 0.5 dB Attenuation Control Bit. Activated by Logic High (see page 8) <br> 20 |
| EP | Exposed Pad. Internally connected to GND. Solder this exposed pad to a <br> PCB pad that uses multiple ground vias to provide heat transfer out of the <br> device into the PCB ground planes. These multiple ground vias are also <br> required to achieve the specified RF performance. |  |
| Paddle |  |  |

## EvKit Picture



## EVkit / Applications Circuit



EVKit BOM (REV 1)

| Item \# | Part Reference | QTY | DESCRIPTION | Mfr. Part \# | Mfr. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | C1, C11, C15 | 3 | $100 \mathrm{nF} \pm 10 \%, 16 \mathrm{~V}$, X7R Ceramic Capacitor <br> (0402) | GRM155R71C104K | MURATA |
| 2 | C2, C10 | 2 | $10 \mathrm{nF} \pm 5 \%$, 50V, X7R Ceramic Capacitor (0603) | GRM188R71H103J | MURATA |
| 3 | $\begin{gathered} \hline \mathrm{C} 3, \mathrm{C} 4, \mathrm{C} 5, \mathrm{C} 6, \\ \text { C7, C8, C9, C12, } \\ \text { C13, C14 } \end{gathered}$ | 10 | $100 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{COG}$ Ceramic Capacitor (0402) | GRM1555C1H101J | MURATA |
| 4 | $\begin{gathered} \text { R3, R4, R5, R6, } \\ \text { R7, R8, R9 } \end{gathered}$ | 7 | $100 \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1000X | PANASONIC |
| 5 | R10-R13, R15-R18, R24-R27 | 12 | $0 \Omega$ Resistors (0402) | ERJ-2GE0R00X | PANASONIC |
| 6 | R21, R22, R23 | 3 | 3k $\Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF3001X | PANASONIC |
| 7 | R1 | 1 | $100 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1003X | PANASONIC |
| 8 | R2 | 1 | 267k $\Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF2673X | PANASONIC |
| 9 | J2, J3, J5 | 3 | CONN HEADER VERT SGL $2 \times 1$ POS GOLD | 961102-6404-AR | 3M |
| 10 | J11 | 1 | CONN HEADER VERT DBL $4 \times 2$ POS GOLD | 67997-108HLF | FCI |
| 11 | J4 | 1 | CONN HEADER VERT SGL $9 \times 1$ POS GOLD | 961109-6404-AR | 3M |
| 12 | J1, 38 | 2 | Edge Launch SMA ( 0.250 inch pitch ground, round) | 142-0711-821 | Emerson Johnson |
| 13 | J6, J7 | 2 | Edge Launch F TYPE 75 ohm | 222181 | Amphenol |
| 14 | U2 | 1 | SWITCH 8 POSITION DIP SWITCH | KAT1108E | E-Switch |
| 15 | U1 | 1 | DSA | F1975 | IDT |
| 16 |  | 1 | Printed Circuit Board | F1975 Evkit Rev 01 | IDT |

## TOP MARKings



## ApPLICATIONS InFORMATION

## F1975 Digital Pin Voltage \& Resistance Values (pins not connected)

The following table lists the resistance between various pins and ground when no DC power is applied. When the device is powered up with +5 Volts DC, these pins will exhibit a voltage to ground as indicated.

| Pin | Name | DC voltage <br> (volts) | Resistance <br> (ohms) |
| :---: | :---: | :---: | :---: |
| 13 | $\mathrm{~V}_{\text {MODE }}$ | 2.5 V | $100 \mathrm{k} \Omega$ pullup resistor <br> to internally regulated <br> 2.5 V |
| $3,4,5$ | DATA, CLK, LE | 2.5 V | $100 \mathrm{k} \Omega$ pullup resistor <br> to internally regulated <br> 2.5 V |

## Revision History Sheet

| Rev | Date | Page |  | Description of Change |
| :---: | :---: | :---: | :--- | :--- |
| 0 | $2016-01-15$ |  | Initial Release |  |

www.IDT.com

## Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

## Sales

1-800-345-7015 or 408-284-8200
Fax: 408-284-2775

Tech Support www.IDT.com/go/support



 license under intellectual property rights of IDT or any third parties.
 be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
 the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.

