


Low voltage stepper motor driver

Datasheet - production data



QFN3X3 (16 pin)

Features

- Operating voltage: from 1.8 to 10 V
- Maximum output current: 1.3 A_{rms}
- R_{DS(on)} HS + LS = 0.4 Ω typ.
- Microstepping up to 1/256th of a step
- Current control with programmable off-time
- Full protection set
 - Non-dissipative overcurrent protection
 - Short-circuit protection
 - Thermal shutdown
- Energy saving and long battery life with standby consumption less than 80 nA

Applications

Battery-powered stepper motor applications such as:

- Toys
- Portable printers
- Robotics
- Point of sale (POS) devices

Description

The STSPIN220 is a stepper motor driver which integrates, in a small QFN 3 x 3 mm package, both control logic and a low R_{DS(on)} power stage.

The integrated controller implements PWM current control with fixed OFF time and a microstepping resolution up to 1/256th of a step.

The device is designed to operate in battery-powered scenarios and can be forced into a zero-consumption state, allowing a significant increase in battery life.

The device offers a complete set of protection features including overcurrent, overtemperature and short-circuit protection.

Contents

1	Block diagram.....	5
2	Electrical data	6
2.1	Absolute maximum ratings	6
2.2	Recommended operating conditions.....	6
2.3	Thermal data	7
2.4	ESD protection	7
3	Electrical characteristics	8
4	Pin description	10
5	Typical application	12
6	Functional description	13
6.1	Standby and power-up	13
6.2	Microstepping sequencer	13
6.3	PWM current control	17
6.3.1	OFF time adjustment.....	19
6.4	Overcurrent and short-circuit protection	20
6.5	Thermal shutdown.....	23
7	Graphs.....	24
8	Package information	26
8.1	VFQFPN 3x3x1.0 16L package information	26
9	Ordering information.....	28
10	Revision history	29

List of tables


Table 1: Absolute maximum ratings	6
Table 2: Recommended operating conditions	6
Table 3: Thermal data.....	7
Table 4: ESD protection ratings	7
Table 5: Electrical characteristics	8
Table 6: Pin description	10
Table 7: Typical application values.....	12
Table 8: Step mode selection through MODEx inputs.....	13
Table 9: Target reference and current direction according to sequencer value (full-step mode)	15
Table 10: Target reference and current direction according to sequencer value (not full-step mode).....	16
Table 11: Example	16
Table 12: ON, slow decay and fast decay states	18
Table 13: Recommended R_{RCOFF} and C_{RCOFF} values according to R_{OFF}	20
Table 14: VFQFPN 3x3x1.0 16L package mechanical data.....	27
Table 15: Ordering information	28
Table 16: Document revision history	29

List of figures

Figure 1: Block diagram	5
Figure 2: Pin connection (top view)	10
Figure 3: Typical application schematic.....	12
Figure 4: STCK and DIR timing	14
Figure 5: Mode selection example	15
Figure 6: PWM current control sequence	19
Figure 7: OFF time regulation circuit	19
Figure 8: OFF time vs. ROFF value.....	20
Figure 9: Overcurrent and short-circuit protection management.....	21
Figure 10: Disable time versus REN and CEN values (VDD = 3.3 V)	22
Figure 11: Disable time versus REN and CEN values (VDD = 1.8 V)	22
Figure 12: Thermal shutdown management.....	23
Figure 13: Power stage resistance versus supply voltage	24
Figure 14: Power stage resistance versus temperature	24
Figure 15: Overcurrent threshold versus supply voltage	25
Figure 16: VFQFPN 3x3x1.0 16L package outline	26
Figure 17: VFQFPN 3x3x1.0 16L recommended footprint	27

1 Block diagram

Figure 1: Block diagram



2 Electrical data

2.1 Absolute maximum ratings

Table 1: Absolute maximum ratings

Symbol	Parameter	Test condition	Value	Unit
V_S	Supply voltage		-0.3 to 11	V
V_{IN}	Logic input voltage		-0.3 to 5.5	V
$V_{OUT} - V_{SENSE}$	Output-to-sense voltage drop		Up to 12	V
$V_S - V_{OUT}$	Supply-to-output voltage drop		Up to 12	V
V_{SENSE}	Sense pin voltage		-1 to 1	V
V_{REF}	Reference voltage input		-0.3 to 1	V
$I_{OUT,RMS}$	Continuous power stage output current (each bridge)		1.3	A _{rms}
$T_{j,OP}$	Operative junction temperature		-40 to 150	°C
$T_{j,STG}$	Storage junction temperature		-55 to 150	°C

2.2 Recommended operating conditions

Table 2: Recommended operating conditions

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
V_S	Supply voltage		1.8		10	V
V_{IN}	Logic input voltage		0		5	V
V_{REF}	Reference voltage input		0.1		0.5	V
t_{INW}	Logic inputs positive/negative pulse width		300			ns

2.3 Thermal data

Table 3: Thermal data

Symbol	Parameter	Conditions	Value	Unit
$R_{th(JA)}$	Junction to ambient thermal resistance	Natural convection, according to JESD51-2a ⁽¹⁾	57.1	°C/W
$R_{thJCtop}$	Junction to case thermal resistance (top side)	Simulation with cold plate on package top	67.3	°C/W
$R_{thJCbot}$	Junction to case thermal resistance (bottom side)	Simulation with cold plate on exposed pad	9.1	°C/W
R_{thJB}	Junction to board thermal resistance	According to JESD51-8 ⁽¹⁾	23.3	°C/W
ψ_{JT}	Junction to top characterization	According to JESD51-2a ⁽¹⁾	3.3	°C/W
ψ_{JB}	Junction to board characterization	According to JESD51-2a ⁽¹⁾	22.6	°C/W

Notes:

⁽¹⁾Simulated on a 21.2x21.2 mm board, 2s2p 1 Oz copper and four 300 µm vias below exposed pad.

2.4 ESD protection

Table 4: ESD protection ratings

Symbol	Parameter	Test condition	Class	Value	Unit
HBM	Human body model	Conforming to ANSI/ESDA/JEDEC JS-001-2014	H2	2	kV
CDM	Charge device model	Conforming to ANSI/ESDA/JEDEC JS-002-2014	C2a	500	V

3 Electrical characteristics

Test conditions: $V_S = 5 \text{ V}$, $T_j = 25^\circ\text{C}$ unless otherwise specified.

Table 5: Electrical characteristics

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
Supply						
$V_{Sth(ON)}$	V_S turn-on voltage	V_S rising from 0 V	1.45	1.65	1.79	V
$V_{Sth(OFF)}$	V_S turn-off voltage	V_S falling from 5 V	1.3	1.45	1.65	V
$V_{Sth(HYS)}$	V_S hysteresis voltage			180		mV
I_S	V_S supply current	No commutations $EN = '0'$ $R_{OFF} = 160 \text{ k}\Omega$		960	1300	μA
		No commutations $EN = '1'$ $R_{OFF} = 160 \text{ k}\Omega$		1500	1950	μA
$I_{S,STBY}$	V_S standby current	$STBY = 0 \text{ V}$		10	80	nA
V_{STBYL}	Standby low logic level input voltage				0.9	V
V_{STBYH}	Standby high logic level input voltage		1.48			V
Power stage						
$R_{DS(on)}$ HS+LS	Total ON resistance HS + LS	$V_S = 10 \text{ V},$ $I_{OUT} = 1.3 \text{ A}$		0.4	0.65	Ω
		$V_S = 10 \text{ V},$ $I_{OUT} = 1.3 \text{ A},$ $T_j = 125^\circ\text{C}$ ⁽¹⁾		0.53	0.87	
		$V_S = 3 \text{ V},$ $I_{OUT} = 0.4 \text{ A}$		0.53	0.8	
I_{DSS}	Leakage current	$OUTx = V_S$			1	μA
		$OUTx = GND$	- 1			
V_{DF}	Freewheeling diode forward voltage	$I_D = 1.3 \text{ A}$		0.9		V
t_{rise}	Rise time	$V_S = 10 \text{ V};$ unloaded outputs		10		ns
t_{fall}	Fall time	$V_S = 10 \text{ V};$ unloaded outputs		10		ns
t_{DT}	Dead time			50		ns
Current control						
$V_{SNS,OFFSET}$	Sensing offset	$V_{REF} = 0.5 \text{ V};$ Internal reference 20% V_{REF}	-15		+15	mV

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
t_{OFF}	Total OFF time	$R_{OFF} = 10 \text{ k}\Omega$		9		μs
		$R_{OFF} = 160 \text{ k}\Omega$		125		μs
Δf_{osc}	Internal oscillator precision ($f_{osc}/f_{osc, ID}$)	$R_{OFF} = 20 \text{ k}\Omega$	-20%		+20%	
$t_{OFF,jitter}$	Total OFF time jittering	$R_{OFF} = 10 \text{ k}\Omega$			2%	
$t_{OFF,SLOW}$	Slow decay time			$5/8 \times t_{OFF}$		μs
$t_{OFF,FAST}$	Fast decay time			$3/8 \times t_{OFF}$		μs
Logic IOs						
V_{IH}	High logic level input voltage		1.6			V
V_{IL}	Low logic level input voltage				0.6	V
$V_{RELEASE}$	FAULT open drain release voltage				0.4	V
V_{OL}	EN Low logic level output voltage	$I_{EN} = 4 \text{ mA}$			0.4	V
R_{STBY}	STBY pull-down resistance			36		$\text{k}\Omega$
I_{PDEN}	EN pull-down current			10.5		μA
t_{END}	EN input propagation delay	From EN falling edge to OUT high impedance		55		ns
t_{MODEho}	MODEx input hold time	From STBY edge ⁽²⁾	100			μs
t_{MODEsu}	MODEx input setup time	From STBY edge ⁽²⁾	1			μs
t_{DIRh}	DIR input hold time	From STCK rising edge ⁽³⁾	100			ns
t_{DIRsu}	DIR input setup time	From STCK rising edge ⁽³⁾	100			ns
t_{STCKH}	STCK high time	⁽³⁾	100			ns
t_{STCKL}	STCK low time	⁽³⁾	100			ns
f_{STCK}	STCK inputs frequency	⁽³⁾			1	MHz
Protections						
T_{jSD}	Thermal shutdown threshold			160		$^{\circ}\text{C}$
$T_{jSD,Hyst}$	Thermal shutdown hysteresis			40		$^{\circ}\text{C}$
I_{OC}	Overcurrent threshold	See Figure 15		2		A

Notes:


⁽¹⁾Based on characterization data on a limited number of samples, not tested during production.

⁽²⁾See [Figure 5](#).

⁽³⁾See [Figure 4](#).

4 Pin description

Figure 2: Pin connection (top view)



Note: The exposed pad must be connected to ground.

Table 6: Pin description

N.	Name	Type	Function
1	DIR\MODE4	Logic input	Direction input, Step mode selection input 4.
2	STCK\MODE3	Logic input	Step clock input, Step mode selection input 3.
3	OUTA1	Power output	Power bridge output side A1.
4	SENSEA	Power output	Sense output of the bridge A.
5	OUTA2	Power output	Power bridge output side A2.
6	VS	Supply	Device supply voltage.
7, EPAD	GND	Ground	Device ground.
8	OUTB2	Power output	Power bridge output side B2.
9	SENSEB	Power output	Sense output of the bridge B.
10	OUTB1	Power output	Power bridge output side B1.
11	REF	Analog input	Reference voltage for the PWM current control circuitry.
12	TOFF	Analog input	Internal oscillator frequency adjustment.
13	ENFAULT	Logic input\Open drain output	Logic input 5 V compliant with open drain output. This is the power stage enable (when low, the power stage is turned off) and is forced low through the integrated open-drain MOSFET when a failure occurs.
14	STBY\RESET	Logic input	Logic input 5 V compliant. When forced low, the device is forced into low consumption mode.
15	MODE2	Logic input	Step mode selection input 2.


N.	Name	Type	Function
16	MODE1	Logic input	Step mode selection input 1.

5 Typical application

Table 7: Typical application values

Name	Value
C_s	2.2 μF / 16V
C_{SPOL}	22 μF / 16V
$R_{\text{SNSA}}, R_{\text{SNSB}}$	330 m Ω / 1W
C_{EN}	10 nF / 6V3
R_{EN}	18 k Ω
C_{STBY}	1 nF / 6V3
R_{STBY}	18 k Ω
C_{OFF}	22 nF
R_{COFF}	1 k Ω
R_{OFF}	47 k Ω ($t_{\text{OFF}} \cong 37 \mu\text{s}$)

Figure 3: Typical application schematic



6 Functional description

The STSPIN220 is a stepper motor driver integrating a microstepping sequencer (up to 1/256th of a step), two PWM current controllers and a power stage composed of two fully-protected full-bridges.

6.1 Standby and power-up

The device provides a low consumption mode forcing the STBY\RESET input below the V_{STBYL} threshold.

When the device is in standby status, the power stage is disabled (outputs are in high impedance) and the supply to the integrated control circuitry is cut off. When the device exits the standby status, all of the control circuitry is reset to power-up condition.

6.2 Microstepping sequencer

The value of the MODEx inputs is latched at power-up and when the device exits the STBY condition. After this, the input value is unimportant and the MODE3 and MODE4 inputs start operating as step-clock and direction input.

The only exception is the MODE1 = MODE2 = LOW condition; in this case the system is forced into full-step mode. The previous condition is restored as soon as the MODE1 and MODE2 inputs switch to a different combination.

An example of mode selection is shown in [Figure 5](#).

At each STCK rising edge, the sequencer of the device is increased (DIR input high) or decreased (DIR input low) of a module selected through the MODEx inputs as listed in [Table 8](#).

The sequencer is a 10-bit counter that sets the reference value of the PWM current controller and the direction of the current for both of the H bridges.

Table 8: Step mode selection through MODEx inputs

MODE3 (STCK)	MODE4 (DIR)	MODE1	MODE2	Step mode
0	0	0	0	Full-step
0	0	0	1	1/32 nd step
0	0	1	0	1/128 th step
0	0	1	1	1/256 th step
0	1	0	0	Full-step - 1/32nd step⁽¹⁾
0	1	0	1	1/4 th step
0	1	1	0	1/256 th step
0	1	1	1	1/64 th step
1	0	0	0	Full-step - 1/128nd step⁽¹⁾
1	0	0	1	1/256 th step
1	0	1	0	1/2 step
1	0	1	1	1/8 th step
1	1	0	0	Full-step - 1/256th step⁽¹⁾

MODE3 (STCK)	MODE4 (DIR)	MODE1	MODE2	Step mode
1	1	0	1	1/64 th step
1	1	1	0	1/8 th step
1	1	1	1	1/16 th step

Notes:

⁽¹⁾This driving mode is automatically bypassed by the MODE1 = MODE2 = 0 if it is kept after the device quit the standby condition.

Figure 4: STCK and DIR timing





Figure 5: Mode selection example



When the full-step mode is set, the reference value of the PWM current controller and the direction of the current for both H bridges as listed in [Table 9](#).

Table 9: Target reference and current direction according to sequencer value (full-step mode)

Sequencer value												Phase A		Phase B	
												Reference voltage	Current direction	Reference voltage	Current direction
0	0	X	X	X	X	X	X	X	X	X	X	100% × V _{REF}	A1 → A2	100% × V _{REF}	B1 → B2
0	1	X	X	X	X	X	X	X	X	X	X	100% × V _{REF}	A1 → A2	100% × V _{REF}	B1 ← B2
1	0	X	X	X	X	X	X	X	X	X	X	100% × V _{REF}	A1 ← A2	100% × V _{REF}	B1 ← B2
1	1	X	X	X	X	X	X	X	X	X	X	100% × V _{REF}	A1 ← A2	100% × V _{REF}	B1 → B2

When the step mode is different from the full-step mode the values listed in [Table 10](#) are used.

Table 10: Target reference and current direction according to sequencer value (not full-step mode)

Sequencer value												Phase A		Phase B	
												Reference voltage	Current direction	Reference voltage	Current direction
0	0	0	0	0	0	0	0	0	0	0	0	Zero (power bridge disabled)	-	100% × V _{REF}	B1 → B2
0	0	N										sin(N/256 × π/2) × V _{REF}	A1 → A2	Cos(N/256 × π/2) × V _{REF}	B1 → B2
0	1	0	0	0	0	0	0	0	0	0	0	100% × V _{REF}	A1 → A2	Zero (power bridge disabled)	-
0	1	N										sin(π/2 + N/256 × π/2) × V _{REF}	A1 → A2	Cos(π/2 + N/256 × π/2) × V _{REF}	B1 ← B2
1	0	0	0	0	0	0	0	0	0	0	0	Zero (power bridge disabled)	-	100% × V _{REF}	B1 ← B2
1	0	N										sin(N/256 × π/2) × V _{REF}	A1 ← A2	Cos(N/256 × π/2) × V _{REF}	B1 ← B2
1	1	0	0	0	0	0	0	0	0	0	0	100% × V _{REF}	A1 ← A2	Zero (power bridge disabled)	-
1	1	N										sin(π/2 + N/256 × π/2) × V _{REF}	A1 ← A2	Cos(π/2 + N/256 × π/2) × V _{REF}	B1 → B2

The following table shows the target reference and sequencer values for 1/2-, 1/4- and 1/8-step operation. Higher microstepping resolutions follow the same pattern. The reset state (home state) for all stepping mode is entered at power-up or when the device exits the standby status.

Table 11: Example

1/2 step	1/4 step	1/8 step	VREF phase A	VREF phase B	Sequencer value
1	1	1	0%	100%	0000000000 home state
		2	19.509%	98.079%	0000100000
	2	3	38.268%	92.388%	0001000000
		4	55.557%	83.147%	0001100000
2	3	5	70.711%	70.711%	0010000000
		6	83.147%	55.557%	0010100000
	4	7	92.388%	19.509%	0011100000
		8	98.079%	19.509%	0011100000
3	5	9	100%	0%	0100000000

1/2 step	1/4 step	1/8 step	VREF phase A	VREF phase B	Sequencer value
		10	98.079%	-19.509%	0100100000
	6	11	92.388%	-38.268%	0101000000
		12	83.147%	-55.557%	0101100000
4	7	13	70.711%	-70.711%	0110000000
		14	55.557%	-83.147%	0110100000
	8	15	38.268%	-92.388%	0111000000
		16	19.509%	-98.079%	1000100000
5	9	17	0%	100%	1000000000
		18	-19.509%	-98.079%	1000100000
	10	19	-38.268%	-92.388%	1001000000
		20	-55.557%	-83.147%	1001100000
6	11	21	-70.711%	-70.711%	1010000000
		22	-83.147%	-55.557%	1010100000
	12	23	-92.388%	-38.268%	1011000000
		24	-98.079%	-19.509%	1011100000
7	13	25	-100%	0%	1100000000
		26	-98.079%	19.509%	1100100000
	14	27	-92.388%	38.268%	1101000000
		28	-83.147%	55.557%	1101100000
8	15	29	-70.711%	70.711%	1110000000
		30	-55.557%	83.147%	1110100000
	16	31	-38.268%	92.388%	1111000000
		32	-19.509%	98.079%	1111100000



The positive number means that the output current is flowing from OUTx1 to OUTx2, vice versa for a negative value.

6.3 PWM current control

The device implements two independent PWM current controllers, one for each full bridge.

The voltage of the sense pins (V_{SENSEA} and V_{SENSEB}) is compared to the respective internal reference generated based on the sequencer value (see [Table 9](#) and [Table 10](#)).

When $V_{SENSEX} > V_{REFX}$, the integrated comparator is triggered, the OFF time counter is started and the decay sequence is performed.

The decay sequence starts turning on both the low sides of the full bridge. When 5/8^{ths} of the programmed OFF time ($t_{OFF,SLOW}$) has expired, the decay sequence performs a quasi-synchronous fast decay.

Table 12: ON, slow decay and fast decay states

Current direction ⁽¹⁾	ON	Slow decay	Fast decay (quasi-synch)
Zero (power bridge disabled)	HSX1 = OFF LSX1 = OFF HSX2 = OFF LSX2 = OFF	HSX1 = OFF LSX1 = OFF HSX2 = OFF LSX2 = OFF	HSX1 = OFF LSX1 = OFF HSX2 = OFF LSX2 = OFF
X1 → X2	HSX1 = ON LSX1 = OFF HSX2 = OFF LSX2 = ON	HSX1 = OFF LSX1 = ON HSX2 = OFF LSX2 = ON	HSX1 = OFF LSX1 = ON HSX2 = OFF LSX2 = OFF
X1 ← X2	HSX1 = OFF LSX1 = ON HSX2 = ON LSX2 = OFF	HSX1 = OFF LSX1 = ON HSX2 = OFF LSX2 = ON	HSX1 = OFF LSX1 = OFF HSX2 = OFF LSX2 = ON

Notes:

⁽¹⁾The current direction is set according to [Table 9](#) and [Table 10](#).

The reference voltage value, V_{REF} , must be selected according to the load current target value (peak value) and sense resistor value.


Equation 1

$$V_{REF} = R_{SNSx} \cdot I_{LOAD,peak}$$

In choosing the sense resistor value, two main issues must be taken into account:

- The sense resistor dissipates energy and provides dangerous negative voltages on the SENSE pins during current recirculation. For this reason the resistance of this component should be kept low (using multiple resistors in parallel will help to obtain the required power rating with standard resistors).
- The lower the R_{SNSx} value, the higher the peak current error due to noise on the V_{REF} pin and the input offset of the current sense comparator. Values of R_{SNSx} that are too low must be avoided.


Figure 6: PWM current control sequence



6.3.1 OFF time adjustment

The total OFF time (slow decay + fast decay) is adjusted through an external resistor connected between the TOFF pin and ground, as shown in [Figure 7](#). A small RC series must be inserted in parallel with the regulator resistor in order to increase the stability of the regulation circuit according to [Table 12](#) indications.

Figure 7: OFF time regulation circuit




The relationship between the OFF time and the external resistor value is shown in [Figure 8](#). The value typically ranges from 10 μ s to 150 μ s.

Table 13: Recommended R_{RCOFF} and C_{RCOFF} values according to R_{OFF}

R_{OFF}	R_{RCOFF}	C_{RCOFF}
$10 \text{ k}\Omega \leq R_{OFF} < 82 \text{ k}\Omega$	1 $\text{k}\Omega$	22 nF
$82 \text{ k}\Omega \leq R_{OFF} \leq 160 \text{ k}\Omega$	2.2 $\text{k}\Omega$	22 nF

Figure 8: OFF time vs. ROFF value



6.4


Overcurrent and short-circuit protection

The device embeds circuitry protecting each power output against overload and short circuit conditions (short to ground, short to VS and short between outputs).

When the overcurrent or short-circuit protection is triggered, the power stage is disabled and the EN\FAULT input is forced low through the integrated open-drain MOSFET discharging the external C_{EN} capacitor (refer to [Figure 9](#)).

The power stage is kept disabled and the open-drain MOSFET is kept ON until the EN\FAULT input falls below the $V_{RELEASE}$ threshold, then the C_{EN} capacitor is charged through the external R_{EN} resistor.

Figure 9: Overcurrent and short-circuit protection management



The total disable time after an overcurrent event can be set by properly sizing the external network connected to the EN\FAULT pin (refer to [Figure 9](#)):

Equation 2



$$t_{DIS} = t_{discharge} + t_{charge}$$

But t_{charge} is normally much higher than $t_{discharge}$, thus we can consider the following:

Equation 3

$$t_{DIS} \cong R_{EN} \cdot C_{EN} \cdot \ln \frac{(V_{DD} - R_{EN} \cdot I_{PDEN}) - V_{RELEASE}}{(V_{DD} - R_{EN} \cdot I_{PDEN}) - V_{IH}}$$

where V_{DD} is the pull-up voltage of the R_{EN} resistor.

Figure 10: Disable time versus REN and CEN values (VDD = 3.3 V)**Figure 11: Disable time versus REN and CEN values (VDD = 1.8 V)**


6.5 Thermal shutdown

The device embeds circuitry protecting it from overtemperature conditions.

When the thermal shutdown temperature is reached, the power stage is disabled and the EN\FAULT input is forced low through the integrated open-drain MOSFET (refer to [Figure 12](#)).

The protection and the EN\FAULT output are released when the IC temperature returns to a safe operating value (T_{jSD} - $T_{jSD,Hyst}$).

Figure 12: Thermal shutdown management



7

Graphs

Figure 13: Power stage resistance versus supply voltage




Figure 14: Power stage resistance versus temperature





Figure 15: Overcurrent threshold versus supply voltage

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

8.1 VFQFPN 3x3x1.0 16L package information

Figure 16: VFQFPN 3x3x1.0 16L package outline





Table 14: VFQFPN 3x3x1.0 16L package mechanical data

Symbol	Dimensions (mm)			Notes
	Min.	Typ.	Max.	
A	0.80	0.90	1.00	(1)
A1		0.02		
A3		0.20		
b	0.18	0.25	0.30	
D	2.85	3.00	3.15	
D2	1.70	1.80	1.90	
E	2.85	3.00	3.15	
E2	1.70	1.80	1.90	
e		0.50		
L	0.45	0.50	0.55	

Notes:

(1) VFQFPN stands for "thermally-enhanced very thin fine pitch quad package, no lead". Very thin: $0.80 < A \leq 1.00$ mm / Fine pitch: $e < 1.00$ mm. The pin 1 identifier must be present on the top surface of the package as an indentation mark or other feature of the package body.

Figure 17: VFQFPN 3x3x1.0 16L recommended footprint



9 Ordering information

Table 15: Ordering information

Order code	Package	Packaging
STSPIN220	VFQFPN 3x3x1.0 16L	Tape & reel

10 Revision history

Table 16: Document revision history

Date	Version	Changes
06-May-2016	1	Initial release.
30-Jun-2016	2	<ul style="list-style-type: none">- Updated document status to Datasheet - production data on page 1.- Updated Table 1 (changed Max. value of VS from 12 to 11) and Table 7 (changed t_{OFF} value from $\leq 47 \mu s$ to $\leq 37 \mu s$).
29-Nov-2016	3	<ul style="list-style-type: none">- Updated Figure 1 in Section 1: "Block diagram" (replaced by new figure).- Updated Table 2 in Section 2.2: "Recommended operating conditions" (added t_{INW} symbol).- Updated Table 3 in Section 2.3: "Thermal data" (replaced by new table).- Updated Table 8 in Section 6.2: "Microstepping sequencer" [removed "Sequencer module (binary)" column].- Added Table 11 in Section 6.2: "Microstepping sequencer".- Updated Table 13 in Section 6.3.1: "OFF time adjustment" (updated title).- Updated Figure 13 in Section 7: "Graphs" (replaced by new figure).- Minor modifications throughout document.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved