## General Description

The 873995 is a Zero Delay/Multiplier/Divider with hitless input clock switching capability and a member of the family of low jitter/phase noise devices from IDT. The 873995 is ideal for use in redundant, fault tolerant clock trees where low phase noise and low jitter are critical. The device receives two differential LVPECL clock signals from which it generates 6 LVPECL clock outputs with "zero" delay. The out-put divider and feedback divider selections also allow for frequency multiplication or division.
The 873995 Dynamic Clock Switch (DCS) circuit continuously monitors both input clock signals. Upon detection of a failure (input clock stuck LOW or HIGH for at least 1 period), INP_BAD for that clock will be set HIGH. If that clock is the primary clock, the DCS will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance.

The low jitter characteristics combined with input clock monitoring and automatic switching from bad to good input clocks make the 873995 an ideal choice for mission criti-cal applications that utilize 1G or 10G Ethernet or 1G/4G/10G Fibre Channel.

## Features

- Six differential 3.3V LVPECL outputs
- Selectable differential clock inputs
- CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Input clock frequency range: 49 MHz to 213.33 MHz
- Output clock frequency range: 49 MHz to 640 MHz
- VCO range: 490 MHz to 640 MHz
- External feedback for "zero delay" clock regeneration with configurable frequencies
- Output skew: 100ps (maximum)
- RMS phase jitter (1.875MHz - 20MHz): 0.77ps (typical) assuming a low phase noise reference clock input
-3.3V supply voltage
- $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) package
- Use replacement part 873996AYLF


## Block Diagram



Pin Assignment


## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | PLL_SEL | Input | Pullup | Selects between the PLL and reference clock as the input to the dividers. When LOW, selects reference clock.When HIGH, selects PLL. LVCMOS / LVTTL interface levels. |
| 2 | nMR | Input | Pullup | Active LOW Master Reset. When logic LOW, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels. |
| 3 | nINIT | Input | Pullup | When HIGH-to-LOW, resets the input bad flags and aligns CLK_INDICATOR to SEL_CLK. LVCMOS / LVTTL interface levels. |
| 4, 12, 17 | $\mathrm{V}_{\text {EE }}$ | Power |  | Negative supply pins. |
| 5 | CLKO | Input | Pulldown | Non-inverting differential clock input. |
| 6 | nCLK0 | Input | Pullup/ Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{cc}} / 2$ default when left floating. |
| 7 | CLK1 | Input | Pulldown | Non-inverting differential clock input. |
| 8 | nCLK1 | Input | Pullup/ Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{cc}} / 2$ default when left floating. |
| 9 | EXT_FB | Input | Pulldown | Differential external feedback. |
| 10 | nEXT_FB | Input | Pullup/ Pulldown | Differential external feedback. $\mathrm{V}_{\mathrm{cc}} / 2$ default when left floating. |
| 11 | SEL_CLK | Input | Pulldown | Selects the primary reference clock. When LOW, selects CLKO as the primary clock source. When HIGH, selects CLK1 as the primary clock source. LVCMOS / LVTTL interface levels. |
| 13, 47 | $\mathrm{V}_{\text {c }}$ | Power |  | Core supply pins. |
| 14, 15, 16 | NB0, NB1, NB2 | Input | Pullup | Bank B output divider control pins. LVCMOS / LVTTL interface levels. |
| 18, 19, 20 | NA0, NA1, NA2 | Input | Pullup | Bank A output divider control pins. LVCMOS / LVTTL interface levels. |
| 21, 28 | $V_{\text {co }}$ | Power |  | Output supply voltage for B Bank outputs. |
| 22, 23 | nQB2, QB2 | Output |  | Differential output pair. LVPECL interface levels. |
| 24, 25 | nQB1, QB1 | Output |  | Differential output pair. LVPECL interface levels. |
| 26, 27 | nQB0, QB0 | Output |  | Differential output pair. LVPECL interface levels. |
| 29, 36 | $\mathrm{V}_{\text {cCo } A}$ | Power |  | Output supply voltage for A Bank outputs. |
| 30, 31 | nQA2, QA2 | Output |  | Differential output pair. LVPECL interface levels. |
| 32, 33 | nQA1, QA1 | Output |  | Differential output pair. LVPECL interface levels. |
| 34, 35 | nQAO, QA0 | Output |  | Differential output pair. LVPECL interface levels. |
| 37 | $\mathrm{V}_{\text {coo } \ldots \mathrm{B}}$ | Power |  | Output supply voltage for FB outputs. |
| 38, 39 | QFB, nQFB | Output |  | Feedback outputs. LVPECL interface levels. |
| 40 | $V_{\text {cCA }}$ | Power |  | Analog supply pin. |
| $\begin{gathered} 41,42, \\ 43 \end{gathered}$ | NFB0, NFB1, NFB2 | Input | Pullup | Feedback divider control pins. LVCMOS / LVTTL interface levels. |
| 44 | CLK_INDICATOR | Output |  | Clock indicator pin. When LOW, CLKO, nCLKO is selected, when HIGH, CLK1, nCLK1 is selected. LVCMOS / LVTTL interface levels. |
| 45 | INPOBAD | Output |  | Indicates detection of a bad input reference clock 0 with respect to the feedback signal. The output is active HIGH. <br> LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 1. Pin Descriptions, continued

| Number | Name | Type | Description |  |
| :---: | :---: | :---: | :--- | :--- |
| 46 | INP1BAD | Output |  | Indicates detection of a bad input reference clock 1 with respect to the <br> feedback signal. The output is active HIGH. <br> LVCMOS / LVTTL interface levels. |
| 48 | MAN_OVERRIDE | Input | Pulldown | Manual override. When HIGH, disables internal clock switch circuitry <br> and CLK_INDICATOR will track SEL_CLK. When LOW, Dynamic Clock <br> Switch is enabled. LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{R}_{\text {PuLup }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {puLoowN }}$ | Input Pulldown Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

Table 3A. Feedback Divider Function Table

| NFB[2:0] | Feedback Divider Value | Output Frequency Range |
| :---: | :---: | :---: |
| 000 | 1 | $\mathrm{~N}^{\text {ANTE1 }}$ |
| 001 | 2 | $\mathrm{~N}^{\text {NOTE1 }}$ |
| 010 | 3 | $163.33 \mathrm{MHz}-200 \mathrm{MHz}$ |
| 011 | 4 | $122.5 \mathrm{MHz}-160 \mathrm{MHz}$ |
| 100 | 5 | $98 \mathrm{MHz}-128 \mathrm{MHz}$ |
| 101 | 6 | $81.66 \mathrm{MHz}-106.66 \mathrm{MHz}$ |
| 110 | 8 | $61.25 \mathrm{MHz}-80 \mathrm{MHz}$ |
| 111 | 10 | $49 \mathrm{MHz}-64 \mathrm{MHz}$ |

NOTE 1: The Phase Detector has a maximum frequency limit of 200 MHz , so these values cannot be used for feedback. The reason these options are available is for applications that use an output on Bank A or Bank B for feedback and the QFB/ nQFB pair for a high frequency output. For example, a user may need two 62.5 MHz outputs, three 125 MHz outputs and one 625 MHz output from a 62.5 MHz reference clock. For this case, the user would use one of the Bank A Outputs for feedback and set the bank for / 10 , and use the other two Bank A Outputs to drive the 2 loads. The Bank B Output Divider would be set for $/ 5$, and the Feedback Divider would be set for $/ 1$.

Table 3B. nA/NB Bank Divider Function Table

| NA[2:0], NB[2:0] | Bank A/B Divider Value | Output Frequency Range |
| :---: | :---: | :---: |
| 000 | 1 | $490 \mathrm{MHz}-640 \mathrm{MHz}$ |
| 001 | 2 | $245 \mathrm{MHz}-320 \mathrm{MHz}$ |
| 010 | 3 | $163.33 \mathrm{MHz}-213.33 \mathrm{MHz}$ |
| 011 | 4 | $122.5 \mathrm{MHz}-160 \mathrm{MHz}$ |
| 100 | 5 | $98 \mathrm{MHz}-128 \mathrm{MHz}$ |
| 101 | 6 | $81.66 \mathrm{MHz}-106.66 \mathrm{MHz}$ |
| 110 | 8 | $61.25 \mathrm{MHz}-80 \mathrm{MHz}$ |
| 111 | 10 | $49 \mathrm{MHz}-64 \mathrm{MHz}$ |

## Absolute Maximum Ratings

| Supply Voltage, $\mathrm{V}_{\mathrm{cc}}$ | 4.6 V |
| :--- | :--- |
| Inputs, $\mathrm{V}_{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Outputs, I |  |
| Continuous Current | 50 mA |
| Surge Current | 100 mA |
|  |  |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $31.8^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {sTa }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\text {cc }}=\mathrm{V}_{\text {cca }}=\mathrm{V}_{\text {ccoaA }}=\mathrm{V}_{\text {cocos }}=\mathrm{V}_{\text {coofs }}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\mathrm{CCA}}$ | Analog Supply Voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.15$ | 3.3 | $\mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{CCO}, \mathrm{A}, \mathrm{B}, \mathrm{FB}}$ | Output Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current |  |  |  | 300 | mA |
| $I_{\mathrm{CCA}}$ | Analog Supply Current |  |  |  | 15 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\text {cc }}=\mathrm{V}_{\text {cca }}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ tо $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | LVCMOS Inputs |  | 2 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{V}_{\text {It }}$ | Input Low Voltage | LVCMOS Inputs |  | -0.3 |  | 0.8 | V |
| ${ }_{\text {H }}$ | Input High Current | NA[2:0], NB[2:0], NFB[2:0], PLL_SEL, nINIT, nMR | $\mathrm{V}_{\mathrm{iN}}=\mathrm{V}_{\mathrm{cc}}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | SEL_CLK, MAN_OVERRIDE | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{cc}}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| ${ }_{1}$ | Input Low Current | NA[2:0], NB[2:0], NFB[2:0], PLL_SEL, nINIT, nMR | $\mathrm{V}_{\mathrm{iN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=3.465 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
|  |  | SEL_CLK, MAN_OVERRIDE | $\mathrm{V}_{\mathrm{iN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=3.465 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |

Table 4C. Differential DC Characteristics, $\mathrm{V}_{\text {cc }}=\mathrm{V}_{\text {cco }}=\mathrm{V}_{\text {coo. }}=\mathrm{V}_{\text {cco } 0 \mathrm{~B}}=\mathrm{V}_{\text {coo.fb }}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | $\begin{aligned} & \hline \text { CLK0, CLK1, EXT_ } \\ & \text { FB } \end{aligned}$ | $\mathrm{V}_{\mathrm{N}}=\mathrm{V}_{\mathrm{cc}}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { nCLKO, nCLK1, } \\ & \text { nEXT_FB } \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {cc }}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| ${ }_{14}$ | Input Low Current | $\begin{aligned} & \text { CLKO, CLK1, EXT_ } \\ & \text { FB } \end{aligned}$ | $\mathrm{V}_{\mathrm{N}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=3.465 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { nCLKO, nCLK1, } \\ & \text { nEXT_FB } \end{aligned}$ | $\mathrm{V}_{\mathrm{iN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=3.465 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{PP}}$ | Peak-to-Peak Input Voltage |  |  | 0.15 |  | 1.3 | V |
| $V_{\text {cMR }}$ | Common Mode Input Voltage; NOTE 1, 2 |  |  | $\mathrm{V}_{\mathrm{EE}}+0.5$ |  | $\mathrm{V}_{\mathrm{cc}}-0.85$ | V |

NOTE 1: Common mode voltage is defined as $\mathrm{V}_{\mathrm{HH}^{\prime}}$.
NOTE 2: For single ended applications, the maximum input voltage for CLKx, nCLKx is $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$.

Table 4D. LVPECL DC Characteristics, $\mathrm{V}_{\text {cc }}=\mathrm{V}_{\text {cca }}=\mathrm{V}_{\text {cooA }}=\mathrm{V}_{\text {cco }-\mathrm{B}}=\mathrm{V}_{\text {coco.fb }}=3.3 \mathrm{~V}_{ \pm} 5 \%$, $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{ccox}}-1.4$ |  | $\mathrm{~V}_{\mathrm{ccox}}-0.9$ | V |
| $\mathrm{~V}_{\mathrm{ol}}$ | Output Low Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{ccox}}-2.0$ |  | $\mathrm{~V}_{\mathrm{ccox}}-1.7$ | V |
| $\mathrm{~V}_{\text {swing }}$ | Peak-to-Peak Output Voltage Swing |  | 0.6 |  | 1.0 | V |

NOTE 1: Outputs terminated with $50 \Omega$ to $\mathrm{VCCO} \_\mathrm{A}, \_$B, $\_$FB $=-2 \mathrm{~V}$.

Table 5. AC Characteristics, $\mathrm{V}_{\text {cc }}=\mathrm{V}_{\text {cca }}=\mathrm{V}_{\text {cco } \mathrm{A}}=\mathrm{V}_{\text {cco. }-\mathrm{B}}=\mathrm{V}_{\text {ccoofb }}=3.3 \mathrm{~V}_{ \pm} 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{vco}}$ | PLL VCO Lock Range |  |  | 490 |  | 640 | MHz |
| t(\%) | Static Phase Offset; NOTE 2 |  | PLL_SEL = HIGH |  | 60 |  | ps |
| tjit(ø) | RMS Phase Jitter (Random); NOTE 7 |  |  |  | 0.77 |  | ps |
| tsk(o) | Output Skew; NOTE 3 |  |  |  |  | 100 | ps |
| tsk(b) | Bank Skew; NOTE 4 |  |  |  |  | 80 | ps |
| $\Delta_{\text {Pericrcle }}$ | Rate of change of Periods | 62.5MHz Output; NOTE 1, 5 | Tested at typical conditions |  | 30 |  | ps/cycle |
|  |  | 125MHz Output; NOTE 1, 5 |  |  | 60 |  | ps/cycle |
|  |  | 62.5MHz Output; NOTE 1, 6 |  |  | 45 |  | ps/cycle |
|  |  | 125MHz Output; NOTE 1, 6 |  |  | 90 |  | ps/cycle |
| odc | Output Duty Cycle |  | $\mathrm{M}>2$ | 47 |  | 53 | \% |
|  |  |  | $\mathrm{M}=2$ | 45 |  | 55 | \% |
|  |  |  | $\mathrm{M}=1$ | 40 |  | 60 | \% |
| $\mathrm{t}_{\mathrm{B} /} \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time |  | 20\% to 80\% | 250 |  | 600 | ps |

All parameters measured at $f_{\text {max }}$ unless noted otherwise.
NOTE 1: These parameters are guaranteed by characterization. Not tested in production.
NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal, when the PLL is locked and the input reference frequency is stable.
NOTE 3: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.
NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 5: Specification holds for a clock switch between two signals no greater than 400ps out of phase.
Delta period change per cycle is averaged over the clock switch excursion.
NOTE 6: Specification holds for a clock switch between two signals greater than 400ps out of phase.
Delta period change per cycle is averaged over the clock switch excursion.
NOTE 7: Please refer to the Phase Noise Plot.

Typical Phase Noise at 62.5MHz


## Parameter Measurement Information



### 3.3V Output Load AC Test Circuit



Bank Skew


Output Duty Cycle/Pulse Width/Period


Output Rise/Fall Time

## Applications Information

## Clock Redundancy and Reference Selection

The 873995 accepts two differential input clocks, CLK0/nCLK0 and CLK1/nCLK1, for the purpose of redundancy. Only one of these clocks can be selected at any given time for use as the reference. One clock will be defined during the initialization process as the initial, or primary clock, while the remaining clock is the redundant or secondary clock. During the initialization process, input signal SEL_CLK determines which input clock will be used as the initial clock. When SEL_CLK is driven HIGH, the initial clock to be used as the reference is CLK1/nCLK1, otherwise an internal pulldown pulls this input LOW so that the initial clock input is CLKO/nCLKO. The output signal CLK_INDICATOR indicates which clock input is being used as the reference (LOW $=$ CLK0/nCLK0, $\mathrm{HIGH}=\mathrm{CLK} 1 / \mathrm{nCLK} 1$ ), and will initially be at the same level as SEL_CLK.

## Initialization Event

An initialization event is required to specify the initial input clock. In order to run an initialization event, nINIT must transition from HIGH-to-LOW. Following a HIGH-to-LOW transition of nINIT, the input clock specified on the SEL_CLK input will be set as the initial input clock. In addition, both input-bad flags (INPOBAD and INP1BAD outputs) will be cleared.

## Failure Detection and Alarm Signaling

Within the 873995 device, CLK0/nCLK0 and CLK1/nCLK1 are continuously monitored for failures. A failure on either of these clocks is detected when one of the clock signals is stuck HIGH or LOW for at least 1 period of the Feedback. Upon detection of a failure, the corresponding input-bad signal, INPOBAD or INP1BAD, will be set HIGH. The input clocks are continuously monitored and the input-bad signals will continue to reflect the real-time status of each input clock.

## Manual Clock Switching

When input signal MAN_OVERRIDE is driven HIGH, the clock specified by SEL_CLK will always be used as the reference, even when a clock failure is detected at the reference. In order to switch between CLK0/nCLK0 and CLK1/nCLK1 as the reference clock, the level on SEL_CLK must be driven to the appropriate level. When the level on SEL_CLK is changed, the selection of the new clock will take place, and CLK_INDICATOR will be updated to indicate which clock is now supplying the reference to the PLL.

## Dynamic Clock Switching

The Dynamic Clock Switching (DCS) process serves as an automatic safety mechanism to protect the stability of the PLL when a failure occurs on the reference.

When input signal MAN_OVERRIDE is not driven HIGH, an internal pulldown pulls it LOW so that DCS is enabled. If DCS is enabled and a failure occurs on the initial clock, the 873995 device will check the
status of the secondary clock. If the secondary clock is detected as a good input clock, the 873995 will automatically deselect the initial clock as the reference and multiplex in the secondary clock. When a successful switch from the initial to secondary clock has been accomplished, CLK_INDICATOR will be updated to indicate the new reference. If and when the fault on the initial clock is corrected, the corresponding input bad flag will be updated to represent this clock as good again. However, the DCS will not undergo an unneccessary clock switch as long as the secondary clock remains good. If, at a later time, a fail-ure occurs on the secondary clock, the 873995 will then switch to the initial clock if it is detected as good. See the Dynamic Clock Switch State Diagram (page 9) and for additional details on the functionality of the Dynamic Clock Switching circuit.

## Output Transitioning

After a successful manual or DCS initiated clock switch, the internal PLL of the 873995 will begin slewing to phase/ frequency alignment. The PLL will achieve lock to the new input with minimal phase disturbance at the outputs.

## Master Reset Operation

When the input signal is driven LOW, the internal dividers of the 873995 are reset causing the true outputs, Qx, to go LOW and the inverted outputs, $n Q x$, to go HIGH. With no signal driving nMR, an internal pullup pulls nMR HIGH and the output clocks and internal dividers are enabled.

## Recommended Power-up Sequence

1. Before startup, set MAN_OVERRIDE HIGH and set SEL_CLK to the desired input clock. This will ensure that, during startup, the PLL will acquire lock using the input clock specified by SEL_CLK.
2. Once powered-up, and assuming a stable clock free of failures is present at the clock designated by SEL_CLK, the PLL will begin to phase/frequency slew as it attempts to achieve lock with the input reference clock.
3. Drive MAN_OVERRIDE LOW to enable DCS mode.
4. Transition nINIT from HIGH-to-LOW in order to clear both input-bad flags and to set the initial input clock.

## Alternate Power-up Sequence

If both input clocks are valid before power up, the part may be powered-up in DCS mode. However, it cannot be guaranteed that the PLL will achieve lock with one specific input clock.

1. Before startup, leave MAN_OVERRIDE floating and the internal pulldown will enable DCS mode.
2. Once powered up, the PLL will begin to phase/frequency slew as it attempts to achieve lock with one of the input reference clocks.
3. Transition nINIT from HIGH-to-LOW in order to clear both input-bad flags and to set the initial input clock.


## Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 873995 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $\mathrm{V}_{\mathrm{cc}}, \mathrm{V}_{\mathrm{ccA}}$ and $\mathrm{V}_{\text {ccox }}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a $10 \Omega$ resistor along with a $10 \mu \mathrm{~F}$ and a $.01 \mu \mathrm{~F}$ bypass capacitor should be connected to each $\mathrm{V}_{\mathrm{cCA}}$ pin.


Figure 1. Power Supply Filtering

## Wiring the Differential Input to Accept Single Ended Levels

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V _REF $=\mathrm{V}_{c c} / 2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio
of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5 V and $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}, \mathrm{~V}$ _REF should be 1.25 V and $\mathrm{R} 2 /$ $R 1=0.609$.


Figure 2. Single Ended Signal Driving Differential Input

## Differential Clock Input Interface

The CLKx /nCLKx accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both $\mathrm{V}_{\text {swing }}$ and $\mathrm{V}_{\text {он }}$ must meet the $\mathrm{V}_{\text {pp }}$ and $\mathrm{V}_{\text {смв }}$ input requirements. Figures $3 A$ to $3 D$ show interface examples for the HiPerClockS CLKx/nCLKx input driven by the most common driver types. The input interfaces suggested
here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.


Figure 3A. HiPerClockS CLK/nCLK Input Driven by IDT HiPerClockS LVHSTL Driver


Figure 3C. HiPerClockS CLK/nCLK Input Driven by 3.3V LVPECL Driver


Figure 3B. HiPerClockS CLK/nCLK Input Driven by 3.3V LVPECL Driver


Figure 3D. HiPerClockS CLK/nCLK Input Driven by 3.3V LVDS Driver

## Recommendations for Unused Input and Output Pins

## InPuTS:

## CLK/nCLK Input:

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from CLK to ground.

LVCMOS Control Pins:
All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## LVPECL Output

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## Termination for LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive $50 \Omega$ transmission


Figure 4A. LVPECL Output Termination
lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures $4 A$ and $4 B$ show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.


Figure 4B. LVPECL Output Termination

## EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 5. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/ shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application
specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils ( 0.30 to 0.33 mm ) with 10 z copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note:These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadfame Base Package, Amkor Technology.


Figure 5. P.C. Board for Exposed Pad Thermal Release Path Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the 873995.
Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 873995 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $\mathrm{V}_{c c}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $)_{\text {max }}=\mathrm{V}_{\text {cc_max }}{ }^{*} \mathrm{I}_{\text {eE_max }}=3.465 \mathrm{~V} * 300 \mathrm{~mA}=1039.5 \mathrm{~mW}$
- Power (outputs) max $=30 \mathrm{~mW} /$ Loaded Output pair

If all outputs are loaded, the total power is 6 * $30 \mathrm{~mW}=180 \mathrm{~mW}$
Total Power ${ }_{\text {max }}(3.465 \mathrm{~V}$, with all outputs switching $)=1039.5 \mathrm{~mW}+180 \mathrm{~mW}=1219.56 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS ${ }^{\text {TM }}$ devices is $125^{\circ} \mathrm{C}$.

The equation for $T j$ is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is $25.8^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $70^{\circ} \mathrm{C}$ with all outputs switching is:

$$
70^{\circ} \mathrm{C}+1.220 \mathrm{~W} * 25.8^{\circ} \mathrm{C} / \mathrm{W}=101.5^{\circ} \mathrm{C} . \text { This is well below the limit of } 125^{\circ} \mathrm{C} .
$$

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance $\theta_{j a}$ for 48 -pin TQFP, E-Pad Forced Convection

| $\theta_{\text {JA }}$ by Velocity (Meters per Second) |  |  |  |
| :---: | :---: | :---: | :---: |
| Multi-Layer PCB, JEDEC Standard Test Boards | $\begin{gathered} 0 \\ 31.8^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ | $\begin{gathered} 1 \\ 25.8^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ | $\begin{gathered} \mathbf{2} \\ 24.2^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

## 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in Figure 6.


Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a $50 \Omega$ load, and a termination voltage of $\mathrm{V}_{\mathrm{cco}}-2 \mathrm{~V}$.

- For logic high, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OH_max }}=\mathrm{V}_{\text {cco_max }}-0.9 \mathrm{~V}$

$$
\left(\mathrm{V}_{\text {ссо__max }}-\mathrm{V}_{\text {ОН__ax }}\right)=0.9 \mathrm{~V}
$$

- For logic low, $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {oL_Max }}=\mathrm{V}_{\text {cco_max }}-\mathbf{1 . 7 V}$

$$
\left(\mathrm{V}_{\text {CCO_MAX }}-\mathrm{V}_{\text {OL_MAX }}\right)=1.7 \mathrm{~V}
$$

$\mathrm{Pd} \_\mathrm{H}$ is power dissipation when the output drives high.
$\mathrm{Pd} \_\mathrm{L}$ is the power dissipation when the output drives low.
 $[(2 \mathrm{~V}-0.9 \mathrm{~V}) / 50 \Omega]$ * $0.9 \mathrm{~V}=19.8 \mathrm{~mW}$

Pd_L $=\left[\left(\mathrm{V}_{\text {ol_max }}-\left(\mathrm{V}_{\text {cco__Max }}-2 \mathrm{~V}\right)\right) / \mathrm{R}_{\mathrm{L}}\right] *\left(\mathrm{~V}_{\text {cco_max }}-\mathrm{V}_{\text {oL_max }}\right)=\left[\left(2 \mathrm{~V}-\left(\mathrm{V}_{\text {cco_max }}-\mathrm{V}_{\text {oL_max }}\right) / \mathrm{R}_{\mathrm{L}}\right]^{*}\left(\mathrm{~V}_{\text {cco_max }}-\mathrm{V}_{\text {oL_Max }}\right)=\right.$
$[(2 \mathrm{~V}-1.7 \mathrm{~V}) / 50 \Omega]$ * $1.7 \mathrm{~V}=10.2 \mathrm{~mW}$
Total Power Dissipation per output pair $=$ Pd_H + Pd_L $=\mathbf{3 0 m W}$

## Reliability Information

Table 7. $\theta_{\text {ja }}$ vs. Air Flow Table for 48 Lead TQFP, E-Pad

| $\theta_{\mathrm{JA}}$ by Velocity (Meters per Second) |  |  |  |
| :---: | :---: | :---: | :---: |
|  | ${ }_{0}^{0}$ | 1 $25.80{ }^{\circ}$ | 2 |

## Transistor Count

The transistor count for 873995 is: 5969

## Package Outline - Y Suffix for 48 Lead TQFP, E-Pad



Table 8. Package Dimensions

| JEDEC VARIATION <br> ALL DIMENSIONS IN MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: |
| SYMBOL | ABC - HD |  |  |
|  | MINIMUM | NOMINAL | MAXIMUM |
| N | 48 |  |  |
| A | -- | -- | 1.20 |
| A1 | 0.05 | -- | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b | 0.17 | 0.22 | 0.27 |
| c | 0.09 |  | 0.20 |
| D | 9.00 BASIC |  |  |
| D1 | 7.00 BASIC |  |  |
| D2 | 4.00 BASIC |  |  |
| E | 9.00 BASIC |  |  |
| E1 | 7.00 BASIC |  |  |
| E2 | 4.00 BASIC |  |  |
| e | 0.5 BASIC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| $\theta$ | $0^{\circ}$ |  | $7^{\circ}$ |
| ccc | -- | -- | 0.08 |
| D3 \& E3 | 2.0 |  | 7.0 |

Reference Document: JEDEC Publication 95, MS-026

Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| 873995AYLF | ICS873995AYL | 48 Lead "Lead-Free" TQFP, E-Pad | tray | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 873995AYLFT | ICS873995AYL | 48 Lead "Lead-Free" TQFP, E-Pad | tape \& reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

| REVISION HISTORY SHEET |  |  |  |  |
| :---: | :---: | :---: | :--- | :---: |
| Rev | Table | Page | Description of Change | Date |
| A |  | 1 <br> 13 | Pin Assignment - Fixed Pin Numbering Alignment. <br> Updated Thermal Release Path section. | $9 / 11 / 08$ |
| A |  | Product Discontinuation Notice - Last time buy expires August 14, 2016 <br> PDN CQ-15-04 <br> Updated data sheet format. | $8 / 25 / 15$ |  |

Corporate Headquarters<br>6024 Silver Creek Valley Road<br>San Jose, California 95138

## Sales

800-345-7015 or +408-284-8200
Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com



 This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
 ably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
 their respective third party owners.

